UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/677,596	10/02/2003	William R. Eisenstadt	5853-268	8230
30448 AKERMAN SE	7590 05/14/200 ENTERFITT	EXAMINER		
P.O. BOX 3188		PARRIES, DRU M		
WEST PALM BEACH, FL 33402-3188			ART UNIT	PAPER NUMBER
			2836	
			MAIL DATE	DELIVERY MODE
			05/14/2008	PAPER

Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

Office Action Summary		Appli	cation No.	Applicant(s)				
		10/67	7,596	EISENSTAD	EISENSTADT, WILLIAM R.			
		Exam	iner	Art Unit				
			M. PARRIES	2836				
Period fo	The MAILING DATE of this communic or Reply	ation appears or	the cover sheet v	vith the correspondence	e address			
WHIC - Exter after - If NO - Failui Any r	CRTENED STATUTORY PERIOD FO CHEVER IS LONGER, FROM THE MA Issions of time may be available under the provisions of SIX (6) MONTHS from the mailing date of this commun period for reply is specified above, the maximum stature to reply within the set or extended period for reply with eply received by the Office later than three months after an extended patent term adjustment. See 37 CFR 1.704(b).	ILING DATE OF 37 CFR 1.136(a). In r lication. tory period will apply a II, by statute, cause the	THIS COMMUN no event, however, may a nd will expire SIX (6) MC e application to become A	ICATION. I reply be timely filed INTHS from the mailing date of ABANDONED (35 U.S.C. § 133	this communication.			
Status								
1) ズ	Responsive to communication(s) filed	on 28 February	2008					
-	•)⊠ This action						
/—		<i>'</i> —		tters prosecution as t	o the merits is			
<i>ا</i> ر	Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under <i>Ex parte Quayle</i> , 1935 C.D. 11, 453 O.G. 213.							
Dispositi	on of Claims							
		alian in the small	:#i					
•	Claim(s) <u>1-14,17-27 and 30</u> is/are pending in the application.							
	4a) Of the above claim(s) is/are withdrawn from consideration.							
·	5) Claim(s) is/are allowed.							
	Claim(s) <u>1-14,17-27 and 30</u> is/are reje	cted.						
-	Claim(s) is/are objected to.							
8)[_]	Claim(s) are subject to restriction	on and/or election	on requirement.					
Applicati	on Papers							
9)□ .	The specification is objected to by the	Examiner.						
10) 🔲	The drawing(s) filed on is/are: a	a) accepted c	r b)∏ objected to	by the Examiner.				
	Applicant may not request that any objecti	on to the drawing	(s) be held in abeya	ance. See 37 CFR 1.85((a).			
	Replacement drawing sheet(s) including the	ne correction is re	quired if the drawin	g(s) is objected to. See	37 CFR 1.121(d).			
11) The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.								
Priority u	ınder 35 U.S.C. § 119							
 12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f). a) All b) Some * c) None of: 1. Certified copies of the priority documents have been received. 2. Certified copies of the priority documents have been received in Application No 3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)). * See the attached detailed Office action for a list of the certified copies not received. 								
2) Notic 3) Inforr	t(s) e of References Cited (PTO-892) e of Draftsperson's Patent Drawing Review (PTonation Disclosure Statement(s) (PTO/SB/08) r No(s)/Mail Date	D-948)	Paper No	Summary (PTO-413) (s)/Mail Date Informal Patent Application 	ı			

Art Unit: 2836

DETAILED ACTION

Response to Arguments

- 1. Applicant's arguments filed February 28, 2008 have been fully considered but they are not persuasive. Regarding claims 1 and 17, the Examiner believes that the Applicant has misunderstood the Examiner's interpretation of the references. The Examiner states that Nishigaki teaches processing circuitry (211) which receives a produced DC supply voltage (the 5V signal out of 34) and a time-varying data input signal (V_{CC}). Also, to clarify, the modified time-varying output data signal *is* the RMTON signal that is output from the processing circuitry. The RMTON signal is the activation signal and Dias teaches an activation signal being a 5V pulse, so Nishigaki's RMTON signal is modified into a 5V pulse, which is scaled to a voltage level of the produced DC supply voltage received by the processing circuitry (the 5V signal out of 34).
- 2. Also, regarding the newly added limitations, if the references teach a system that performs a certain function, then the same references teach "the structure for" performing those same functions. For example, if a reference teaches converting an AC signal to a DC signal, then that same reference has a structure for converting an AC signal to a DC signal.

Claim Rejections - 35 USC § 103

- 3. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

Art Unit: 2836

4. Claims 1, 3, 5-7, 9-11, 17, 19, 21-23, and 25-27 are rejected under 35 U.S.C. 103(a) as being unpatentable over Nishigaki (6,463,396), Dias et al. (4,510,584) and Wei et al. (2003/0063439). Regarding claim 1, Nishigaki teaches a DC/DC converter (34) receiving a single DC supply voltage (right side input of 34) and producing a plurality of output DC supply voltages (P1). He also teaches processing circuitry (211) receiving a produced DC supply voltage (P1 - 5V) and an analog time-varying data input signal (V_{CC}), and the processing circuitry outputs a frequency modified time-varying data signal (RMTON, which is an activation signal for the second power supply, PS2) and the structure for doing so. He goes on to teach the processing circuitry comprising analog (via SW1-3) and digital circuitry (Col. 1, lines 22-27). He goes on to teach that the frequency of the time varying signal is programmable (the user determines/programs the frequency of VCC by controlling when the computer is docked to and removed from the docking station). He also teaches the processing circuitry (211) comprising an input/output buffer (117).

Regarding claim 17, Nishigaki teaches a plurality of circuits (212, 213, and PS2) disposed on a board (2), collectively requiring a plurality of different DC supply voltages (5V for 212; 12V for 213) and a plurality of different time-varying data signals (CNT/DIR; RMTON; data to be stored). He also teaches a power supply circuit (PS1 and 211) disposed on said board and coupled to the plurality of circuits to provide the required voltage levels and time-varying signals at the respective inputs of the circuits. He goes on to teach the power supply circuit comprising a DC/DC converter (34), and processing circuitry (211) that receives a produced DC voltage from the converter and a time-varying data input signal (V_{CC}) and produces one of the required time-varying output signals (RMTON) and the structure for doing so. Nishigaki fails to

Application/Control Number: 10/677,596

Page 4

Art Unit: 2836

explicitly teach the type of signal used to send the signal, RMTON. Dias teaches an activation signal being a 5V pulse (Col. 4, lines 19-21). It would have been obvious to one of ordinary skill in the art at the time of the invention to substitute in Dias' activation signal into Nishigaki's invention for RMTON, since Nishigaki was silent as to the type of signal that it is, and Dias teaches a known type of activation signal. Nishigaki also fails to explicitly teach all the output supply voltages being greater than the supply voltage. It would have been obvious to one of ordinary skill in the art at the time of the invention to have all the output supply voltages being greater than the supply voltage since it is just a matter of design choice and would be obvious if the supply voltage was extremely low and the necessary voltages to power each integrated circuit was greater than the supply voltage. Nishigaki also fails to explicitly teach the different elements in the invention being integrated circuits. Wei teaches a computer system being made up of a plurality of integrated circuits ([0002]). It would have been obvious to one of ordinary skill in the art at the time of the invention to have all of the different elements of Nishigaki's computer system implemented in various groups as integrated circuits, since it would minimize the size of the invention, in particular the docking station, and selecting the groups of elements to implement into ICs would be a matter of design choice.

5. Claims 2 and 18 are rejected under 35 U.S.C. 103(a) as being unpatentable over Nishigaki (6,463,396), Dias et al. (4,510,584), and Wei et al. (2003/0063439) as applied to claims 1 and 17 above, and further in view of Hutchison (6,323,781). Nishigaki, Dias, and Wei teach an integrated circuit as described above. Nishigaki also teaches his time-varying input signal (VCC) being a notification signal regarding the state of the system. Nishigaki fails to teach the time-varying input signal comprising an RF signal. Hutchison teaches an RF

Art Unit: 2836

notification signal being sent to an operator regarding the state of the system (Col. 11, lines 59-67). It would have been an obvious matter of design choice to have the time-varying input signal of Nishigaki be an RF signal, since applicant has not disclosed that the signal being an RF signal solves any stated problem or is for any particular purpose and it appears that the invention would perform equally well with either an analog or RF signal as the notification signal to the processing circuitry of Nishigaki. Also, doing so would allow for wireless communication between the controller and the power source (PS2) of Nishigaki's invention.

- 6. Claims 4 and 20 are rejected under 35 U.S.C. 103(a) as being unpatentable over Nishigaki (6,463,396), Dias et al. (4,510,584) and Wei et al. (2003/0063439) as applied to claims 1 and 17 above, and further in view of Nork et al. (6,411,531) and Roohparvar et al. (6,633,494). Nishigaki, Dias, and Wei teach an integrated circuit as described above. Nishigaki fails to teach the inner workings of the DC/DC converter. Nork teaches a DC/DC converter receiving opposite phase clock signals (V_{CLK} & V_{CLKB} via oscillator 25; Fig. 3A&B). Nork fails to teach the voltage on those (HIGH/LOW) signals. Roohparvar teaches a clock with a HIGH signal that is representative of the supply voltage, and a LOW signal that is representative of ground (Col. 6, lines 26-28). It would have been obvious to one of ordinary skill in the art at the time of the invention to incorporate Roohparvar's HIGH and LOW voltage values into Nork's oscillator, and implement Nork's DC/DC converter into Nishigaki's invention since Nork and Nishigaki were silent on those specific characteristics and Roohparvar and Nork, respectively, teach an instance that is known in the art.
- 7. Claims 8 and 24 are rejected under 35 U.S.C. 103(a) as being unpatentable over Nishigaki (6,463,396), Dias et al. (4,510,584) and Wei et al. (2003/0063439) as applied to claims

Art Unit: 2836

1 and 17 above, and further in view of Goodfellow et al. (2002/0144163). Nishigaki, Dias, and Wei teach an integrated circuit as described above. Nishigaki also teaches his time-varying input signal (VCC) being a notification signal regarding the state of the system. Nishigaki fails to teach the time-varying input signal comprising a digital signal. Goodfellow teaches a digital notification signal being sent to the controller regarding the state of the system ([0048]). It would have been an obvious matter of design choice to have the time-varying input signal of Nishigaki be a digital signal, since applicant has not disclosed that the signal being digital solves any stated problem or is for any particular purpose and it appears that the invention would perform equally well with either an analog or digital signal as the notification signal to the processing circuitry of Nishigaki.

8. Claims 12-14 and 30 are rejected under 35 U.S.C. 103(a) as being unpatentable over Nishigaki (6,463,396), Dias et al. (4,510,584) and Wei et al. (2003/0063439) as applied to claims 1 and 17 above, and further in view of Maksimovic et al. ("Switched-Capacitor DC-DC Converters for Low-Power On-Chip Applications"). Nishigaki, Dias, and Wei teach a circuit as described above. They fail to explicitly teach the type of converter used. Maksimovic teaches a switched capacitor based DC/DC converter (Abstract), which provides passive, peripheral elements for providing programmability to the output voltage of the DC/DC converter. It would have been obvious to one of ordinary skill in the art at the time of the invention to use Maksimovic's switched capacitor based DC/DC converter as the converter in Nishigaki's invention because it allows for greater efficiency in the circuit and it is known to work in the art and Nishigaki was silent as to the type of converter used.

Art Unit: 2836

Conclusion

Any inquiry concerning this communication or earlier communications from the

examiner should be directed to Dru M. Parries whose telephone number is (571) 272-8542. The

examiner can normally be reached on Monday -Thursday from 9:00am to 6:00pm. The

examiner can also be reached on alternate Fridays.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's

supervisor, Michael Sherry, can be reached on 571-272-2084. The fax phone number for the

organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application

Information Retrieval (PAIR) system. Status information for published applications may be

obtained from either Private PAIR or Public PAIR. Status information for unpublished

applications is available through Private PAIR only. For more information about the PAIR

system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR

system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

/Michael J Sherry/

Supervisory Patent Examiner, Art Unit 2836

DMP

4-30-2008